#### HERITAGE INSTITUTE OF TECHNOLOGY TIME TABLE <ECE (VLSI)>

## M. Tech 2nd Year 1st Semester

SESSION: 2025-2026

DAY		9.00 AM - 10.00 AM	10.00 AM - 11.00 AM	11.00 AM - 12 NOON	12 NOON - 1.00 PM	1.00 PM - 2.00 PM	2.00 PM - 3.00 PM	3.00 PM - 4.00 PM	4.00 PM - 5.00 PM	5.00 PM - 6.00 PM
MON	Gr.1	MENTORIN	L/OE/MATH	PROJECT/VLSI6195/ICT60		BREAK	L/PE5/VLSI6 132/KM/ICT 615	-		
	Gr. 2	0/101013	6121/MS/ICT 306					-		
DAY MON TUE WED THU	Gr.1		L/OE/MATH	L/OE/MATH		L/PE5/VLSI6	PROJECT/VLSI6195/ICT602			
102	Gr. 2	LIBRARY	6121/DC/ICT 306	6121/MS/ICT 306	BREAK	132/KM/ICT 615				
WED	Gr.1		IECT/VLSI6195/ICT602		BREAK					
WED	Gr. 2	PROJ				PROJECT/VLSI6195/ICT602				
THU	Gr.1	PROJECTAL								_
	Gr. 2	PROJECT/VL	PROJECT/VLSI6195/ICT602		BREAK	PROJECT/VLSI6195/ICT602				
EDI	Gr.1		L/PE5/VLSI6	MENTORIN						
FRI	Gr. 2	LIBRARY	132/KM/ICT 615	G/ICT615	BREAK	PROJECT/VLSI6195/ICT602			- 13	

To be Effective from 09.07.2025 A minimum of 75% attendance is mandatory for being eligible to sit for the End-Semester Examination. Students should target 100% attendance

Kosturi Mukherju Member



Principal

HERITAGE INSTITUTE OF TECHNOLOGY

TIME TABLE

### <ECE (VLSI)>

## M. Tech 2nd Year 1st Semester

SESSION: 2025-2026

**Faculty Details:** 

INITIALS	FULLNAME	DEPT	
KM	Prof. (Dr.) Kasturi Mukherjee	ECE	
MS	Prof. Moulipriya Sarkar	MATH	
DC	Prof. (Dr.) Dipankar Chakraborty	MATH	
-			
-			

To be Effective from 09.07.2025 A minimum of 75% attendance is mandatory for being eligible to sit for the End-Semester Examination. Students should target 100% attendance

Kastioni Mukherju

Member

HOD

Principal

# HERITAGE INSTITUTE OF TECHNOLOGY

TIME TABLE

<ECE (VLSI)>

## M. Tech 2nd Year 1st Semester

SESSION: 2025-2026

COURSE STRUCTURE:

SL No.	Course Type	Code	Course Title	Conta	Credits				
1	Professional Elective PE-5	VLS16131		L	T	P	Total	-	
			Nano materials and Nano Technology	1					
- J		VLSI6132	RF IC Design and MEMS	-	0	0	3	3	
2	Open Elective	MATH6121	Optimization Techniques	3	0	0	3	3	
		CSEN6121	Business Analytics						
		ECEN 6125	Design and Technology for Photonic Integrated Circuit						
		AEIE6123	Intelligent Control						
Total of Theory				6	0	0	6	6	

#### 2nd, Year, Semester I

-	B. Sessional							_
1 -	Dissertation	VLSI6195	Dissertation Phase I	0	0	20	20	10
Total of Semester				6	0	20	26	16

To be Effective from 09.07.2025 A minimum of 75% attendance is mandatory for being eligible to sit for the End-Semester Examination. Students should target 100% attendance

Kasturi Mukherju Member

13 HOD

Principal